Abstract-This paper presents the new readout system of the Liquid Krypton calorimeter detector, which is part of the NA62 experiment [1] veto system. The system is based on the new Calorimeter REAdout Module (CREAM) board, developed by CAEN under the supervision of the CERN NA62 group; it will be able to provide a very precise measurement of the electromagnetic energy released by particles inside the detector, as well as to sustain the demanding trigger rates required by the NA62 experiment. As of June 2014, the system is under commissioning in order to have it fully working by the start of NA62 data-taking in October 2014.
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I. THE NA62 EXPERIMENT
T HE NA62 experiment at CERN aims at measuring the Branching Ratio (BR) of the ultra-rare K + → π + νν decay. The main goal is collecting 100 such events, with a backgrund from other Kaon decays of about 10%: this will allow to reduce the uncertainty on the present experimental measurement [2] at the level of that on the theoretical prediction [3] , thus testing the Standard Model (SM) in a complementary way to LHC and probing the presence of new Physics in the Kaon sector. Kaons are generated by impinging 400 GeV/c protons from SPS on a Beryllium target; 75 GeV/c positively charged particles are then selected using achromats, and let decay along the 65 m long decay region. A schematic view of the experiment is shown in Fig.1 .
Given the very small expected BR value of the decay ( 10 −10 ), the possibility to stand high event rates and the minimization of acquisition inefficiencies are key-elements of the experiment. The online data selection reduces the 10 MHz Kaon decays to the 10 KHz events written on disk through 3 trigger levels. The first level trigger (L0T) is fully FPGAbased: trigger primitives are generated by fast detectors and sent to a L0T processor, that takes the final L0T decision at fixed latency ( 1 ms). The other two trigger levels are software-based and their latency is not fixed.
II. THE NA62 LIQUID KRYPTON CALORIMETER
The Liquid Krypton Calorimeter detector (LKr) was built for the NA48 experiment [4] to measure with high precision the energy deposit and the crossing time of decay particles in the forward direction. Ionization electrons produced by the passage of a particle in the Krypton drift towards the anode; the resulting signal is amplified inside the LKr tank and sent to the readout system. Given its high efficiency and excellent energy resolution, it was decided to use the LKras a smallangle veto for electromagnetic particles in the NA62 experiment. While the detector only required minor maintenance interventions, the old LKr readout system couldn't handle the demanding NA62 requirements in terms of sustainable rate and trigger capabilities. It was then decided to design a new acquisition system, based on commercial components and on a modern data triggering and acquisition architecture.
III. THE CREAM BOARD
The heart of the acquisition system is the CREAM board (Fig.2) , made of a mezzanine card plugged in a VME 6U motherboard; 448 CREAM boards, installed in 28 VME crates, will be required to readout the whole detector. The slow control will be provided by a VME bridge plugged in the first slot of each crate, while the TTC-LKr board, developed at CERN and plugged in the 11th slot, will distribute the clock and the L0T signals (received through optical fiber) on a custom backplane to all CREAM boards.
The CREAM board was designed in such a way to separate the shaping and digitization of the analog signal from the buffering and selection of digitized data: the analog signal shaping and digitization takes place in the mezzanine board, while the motherboard, housing a Stratix IV FPGA and 8 GB DDR3 memory, buffers data, selects it according to the trigger signals received and dispatches it to the PC farm. and the possibility to produce configurable test patterns. Samples from the 32 channels are then processed by the FPGA on the motherboard, which continuously copies them in a circular 12.5 ms wide buffer in the DDR3. When a L0T signal is received, a configurable number of samples is extracted from the circular buffer at a configurable latency (i.e., data extracted was collected a configurable number of clock cycles before the L0T signal, this accounting for the time required to take a L0T decision), given an event number and moved to the L0 buffer; here up to 16 seconds of L0T-accepted events can be stored at the nominal rate of 1 MHz L0T signals and for 8 selected samples/trigger. Second level trigger (L1T) requests are sent from the PC farm to the CREAM boards as UDP packets, through a standard RJ45 connector. The L1T latency is of about one second, and each trigger is identified inside the request packet by its own event number. The CREAM firmware, receives the packet, decodes the request, extracts the corresponding data from the DDR3 memory and sends it to the PC farm as UDP packets through the same connector. In order to minimize the network data load, requests from the PC farm are dispatched to multicast IP addresses: the CREAM boards join a multicast group by sending a membership packet to the switch (there is a switch for each crate), which then distributes the requests to all CREAM boards belonging to the same multicast group. A zero-suppressed mode can also be activated: in this mode data from a specific channel is sent to the PC farm only if at least one of its samples is above a configurable threshold, thus further reducing the network data load. The data output of the LKr detector is too large to be sent to the PC farm after a L0T signal, as most NA62 detectors do. Since data from the LKr is required in the L0T decision in order to obtain the required event rejection, two digital sums of 16 channels each (2 per CREAM) are serialized and sent to the LKr L0T processor every 25 ns through a RJ45 connector mounted on the CREAM front panel. The L0T processor computes the position and amount of LKr energy deposits and sends this information to the L0T processor.
IV. STATUS OF THE PROJECT AND FUTURE PLANS
The CREAM board specifications have been established by the NA62 CERN group on the basis of the requirements of the NA62 experiment. However, due to the lack of manpower, it was decided to outsource the board development and production to a private company, with CERN NA62 group continuously testing and verifying all implemented features. The contract was assigned to CAEN in 2010; a prototype of the board was delivered in March 2013 together with a preliminary version of the firmware. As of June 2014, the board is fully validated, its firmware is about to be finalized and a whole crate of CREAM boards has been successfully integrated within the NA62 acquisition system. The delivery of the full CREAM board production started in March and is expected to be completed in July 2014; this will allow to test the whole LKr readout system and to be ready for the official start of NA62 data-taking in October 2014.
